Figure 10.11 Illustration of 4-way interleaving with numbers showing the bytes assigned to each module. Successive bytes are placed in separate memory banks to optimize performance.