**Figure 10.7** Illustration of one possible mapping between byte addresses used by a processor and word addresses used by the underlying hardware.