Figure 15.7 Physical interconnections of a processor and memory using a memory bus. A controller circuit in each device handles the details of bus access.