



Figure 2.5 The symbols for *nand*, *nor*, and *inverter* gates. Inputs are shown on the left, and the output is shown on the right.